職位描述
該職位還未進行加V認證,請仔細了解后再進行投遞!
Job Description:
Develops and supports design for test (DFT) structures. Determines design for
test approaches and develops DFT architecture. Designs and verifies DFT
structures for memories (MBIST), digital and analog circuitry. Performs scan
synthesis. Creates, simulates and verifies automatic generated test patterns
(ATPG). Creates functional tests and corresponding test patterns. Knows about
failure mechanisms in silicon production and creates test algorithms. Supports
silicon bring up of test patterns. Performs diagnosis of test patterns on
silicon and optimizes test time.
Qualifications:
- You must possess the minimum qualifications to be initially considered for
this position.
- Preferred qualifications are in addition to the minimum requirements and are
considered a plus factor in identifying top candidates.
- Relevant experience can be obtained through schoolwork, classes and project
work, internships, and/or work experience.
- Minimum Qualifications 10 years of experience with RTL (Verilog, System
Verilog, VHDL), Synthesis (using Design Compiler), Static Timing Analysis
(using Prime Time), Simulation
- Bachelor's Degree in Electrical Engineering, Computer Engineering or related
field Synopsys Design Constraints for synthesis and timing signoff.
- Experience in Design Verification (DV) using standard simulators e.g. VCS,
QuestaSim, NCSim.
- Experience in Post Silicon Bring Up Support and interfacing customer.
- Experience in managing cross function groups and external customers.
- Experience with IP (DDR5/4/3, PCIe, Ethernet, ...) integration is a plus.
- Experience with host interconnects (Amba, Avalon, ...) is a plus.
Develops and supports design for test (DFT) structures. Determines design for
test approaches and develops DFT architecture. Designs and verifies DFT
structures for memories (MBIST), digital and analog circuitry. Performs scan
synthesis. Creates, simulates and verifies automatic generated test patterns
(ATPG). Creates functional tests and corresponding test patterns. Knows about
failure mechanisms in silicon production and creates test algorithms. Supports
silicon bring up of test patterns. Performs diagnosis of test patterns on
silicon and optimizes test time.
Qualifications:
- You must possess the minimum qualifications to be initially considered for
this position.
- Preferred qualifications are in addition to the minimum requirements and are
considered a plus factor in identifying top candidates.
- Relevant experience can be obtained through schoolwork, classes and project
work, internships, and/or work experience.
- Minimum Qualifications 10 years of experience with RTL (Verilog, System
Verilog, VHDL), Synthesis (using Design Compiler), Static Timing Analysis
(using Prime Time), Simulation
- Bachelor's Degree in Electrical Engineering, Computer Engineering or related
field Synopsys Design Constraints for synthesis and timing signoff.
- Experience in Design Verification (DV) using standard simulators e.g. VCS,
QuestaSim, NCSim.
- Experience in Post Silicon Bring Up Support and interfacing customer.
- Experience in managing cross function groups and external customers.
- Experience with IP (DDR5/4/3, PCIe, Ethernet, ...) integration is a plus.
- Experience with host interconnects (Amba, Avalon, ...) is a plus.
工作地點
地址:北京海淀區(qū)海淀區(qū)科學院南路2號融科資訊中心A座
以擔?;蛉魏卫碛伤魅∝斘?,扣押證照,均涉嫌違法,請?zhí)岣呔?
職位發(fā)布者
特芙尼·..HR
英特爾(中國)研究中心有限公司
- IT服務(wù)·系統(tǒng)集成
- 200-499人
- 外商獨資·外企辦事處
- 海淀區(qū)科學院南路2號融科資訊中心A座8層
相似職位
-
北京市12333熱線咨詢員 面議北京 應(yīng)屆畢業(yè)生 學歷不限北京電信發(fā)展有限公司
-
房山區(qū)接訴即辦 面議北京 應(yīng)屆畢業(yè)生 學歷不限北京電信發(fā)展有限公司
-
京東快遞員(正式員工) 五險一金 餐補 面議北京 應(yīng)屆畢業(yè)生 學歷不限河南京邦達供應(yīng)鏈有限公司
-
美團外賣站長(就近站點安排) 面議北京 應(yīng)屆畢業(yè)生 學歷不限天津新速達信息技術(shù)有限公司
-
OQA品質(zhì)工程師(J47711) 面議北京 應(yīng)屆畢業(yè)生 學歷不限京東方科技集團股份有限公司
-
背板電路產(chǎn)品經(jīng)理崗(J47648) 面議北京 應(yīng)屆畢業(yè)生 學歷不限京東方科技集團股份有限公司