崗位職責(zé):
1.Develop advanced standard cell and GPIO libraries on advanced process technologies (6nm, 7nm, 12/16nm, 22/28nm, etc.)
2.Take challenging tasks from circuit design to SOC design to achieve world-class PPA performance (high-performance, low-power, and area-effective)
任職要求:
1.Good knowledge of circuits design. Experience in digital circuit or analog design is preferred.
2.Experience in Cadence/Synopsys/Mentor EDA tools and Linux/Unix environment is preferred
3.CAD and script capability such as Python/Perl/Shell is preferred.
4.Solid understanding of device scaling challenges and circuit-process technology interactions applicable for advanced FinFET nodes is a plus.
5.Experience in reliability (EM, high-temperature aging effects, etc.) is a plus
6.Self-motivated and hard work.
魏哲家
崗位職責(zé):
1.RTL synthesis, SDC/UPF verification, low power design implementation for advanced technology chips.
2.Design flow/methodology development and innovation for front-end design challenges.
3.Be responsible for RTL verification, synthesis, low power design, and STA/timing closure works for customer’s projects and internal system test chips.
任職要求:
1.MS or above in EE, CS related fields. Experience in Digital IC design flow (from Synthesis, DFT, MBIST, Formality, STA), RTL design, RTL verification is plus.
2.New graduate or 3 years working experience.
3.Familiar with EE CAD tool such as Design compiler, DFT complier, MBIST, n-Lint, Verdi, Verilog tools/flows.
4.Familiar with tcl/Perl/Python program.
魏哲家
崗位職責(zé):
1.Physical implementation of advanced technology chips.
2.Design methodology development and innovation for advanced technology challenges.
3.Be responsible for 22/16/12/10/7/5nm chip implementation for customer’s projects or internal system test chips.
4.Be responsible for advanced node PPA benchmark, and solution development.
5.EDA tool new features enablement.
6.Customer onsite/offsite supports will be required on demand.
任職要求:
1.MS or above in EE, CS related fields. Experience in APR, physical verification, chip implementation, or CAD development is plus.
2.New graduate or 3 years working experience in chip physical implementation.
3.Familiar with Synopsys/Cadence APR tools/flows.
4.Familiar with TCL/Perl/Python programming.
5.Experience with TSMC advanced technology is plus.
6.Proven record in production tape-outs is plus.
馬榮
崗位職責(zé):
1.Develop SRAM/ROM compilers and customized macros.
2.Develop SRAM/ROM characterization flow and deliver design kits.
3.Develop Memory compiler tiling code.
任職要求:
1.Candidate must have a MS degree or above in Electrical or Computer Engineering
2.Knowledge on transistor level circuit design and layout design.
3.Experience in spice simulation or fast spice simulation.
4.Familiarity with Verilog and Synopsys .lib.
5.Ability in scripting language, such as Perl/Python/shell/tcl
魏哲家
免費求職
企業(yè)直招 不收取任何費用
專業(yè)招聘
專人服務(wù) 入職速度快50%
優(yōu)質(zhì)服務(wù)
24小時客服響應(yīng) 快速解答今日招聘網(wǎng)是由濱興科技運營的人才網(wǎng)，未經(jīng)今日招聘網(wǎng)同意，不得轉(zhuǎn)載本網(wǎng)站之所有招工招聘信息及作品
浙公網(wǎng)安備 33010802002895號 人力資源服務(wù)許可證 330108000033號 增值電信經(jīng)營許可證 浙B2-20080178-14 出版物經(jīng)營許可證 新出發(fā)濱字第0235號 浙B2-20080178-14
互聯(lián)網(wǎng)違法和不良信息舉報中心：0571-87774297 donemi@163.com
下載APP
關(guān)注今日招聘微信服務(wù)號